YAMAHA L 5 I

YMZ280B

PCMD8

8-Channel PCM/ADPCM Decoder

OVER VIEW

The YMZ280B is a PCM/ADPCM decoder for game machines that simultaneously plays back eight voices. Each voice data read from the external memory at the specified pitch is individually processed on the total level and panpot, and output in a 16-bit stereo data format. The voice data format can be selected from 4-bit ADPCM, 8-bit PCM and 16-bit PCM, according to the application. Maximum external memory address space of 16M bytes allows a large amount of voice data usage.

FEATURES


- Voice data stored in external memory can be played back simultaneously for up to eight voices.
- Voice data format can be selected from 4-bit ADPCM, 8-bit PCM and 16-bit PCM. The 4-bit ADPCM format is compatible with the YMZ263B (MMA).
- Control of voice data external memory
 Up to 16M bytes of ROM or SRAM (× 8 bits, access time 150ns max) can be connected.
 Continuous access is possible.
 Loop playback between selective addresses is possible.
- 256 steps total level and 16 steps panpot can be set.
- Voice signal is output in stereo 16-bit 2's complement MSB-first format.
- YSS225 (EP) can be connected.
- +5V single power supply, silicon gate CMOS process
- 64-pin plastic QFP (YMZ280B-F)

YAMAHA CORPORATION

YMZ280B CATALOG CATALOG No.: LSI-4MZ280B3

1996. 10

■ PIN OUT DIAGRAM



< 64pin QFP Top View >





■ PIN DESCRIPTION

No.	Name	I/O		Function
1	D0	I/O	CPU interface	data bus
2	D1	I/O		data bus
3	D2	I/O		data bus
4	D3	I/O		data bus
5	D4	I/O		data bus
6	D5	I/O		data bus
7	D6	I/O		data bus
8	D7	I/O		data bus
9	/TEST	1+	Test pin	
10	VSS	_	Ground	
11	XO	0	Crystal oscillator connecting p	pin
12	XI	Ţ	Crystal oscillator connecting p	oin or master clock input (16.9344MHz)
13	EO	0	DSP voice data output	
14	LRO	0	LR clock output	
15	WCO	0	Word clock output	
16	всо	0	Bit clock output	
17	DO	0	DAC voice data output	
18	MD0	I/O+	External memory	data bus
19	MD1	I/O+		data bus
20	MD2	1/0+		data bus
21	MD3	I/O+		data bus
22	MD4	1/0+		data bus
23	MD5	I/O+		data bus
24	MD6	I/O+		data bus
25	MD7	I/O+		data bus
26	VDD	_	+5V power supply	
27	VSS	-	Ground	
28	MA0	O+	External memory	address bus
29	MA1	O+		address bus
30	MA2	O+		address bus
31	MA3	O+		address bus
32	MA4	O+		address bus
33	MA5	O+		address bus
34	MA6	O+		address bus
35	MA7	O+		address bus
36	MA8	O+		address bus
37	MA9	O+		address bus
38	MA10	O+		address bus
39	MA11	O+		address bus
40	MA12	O+		address bus
41	MA13	O+		address bus




No.	Name	I/O		Function
42	VSS	_	Ground	
43	MA14	O+	External memory	address bus
44	MA15	0+		address bus
45	MA16	O+		address bus
46	MA17	O+		address bus
47	MA18	O+		address bus
48	MA19	O+		address bus
49	MA20	O+		address bus
50	MA21	0+		address bus
51	MA22	O+		address bus
52	MA23	O+		address bus
53	/MOE	O+	External memory	control
54	/MWR	O+		control
55	/MCE	O+		control
56	/DSPCS	0	DSP interface	chip select output
57	/DSPSCK	0	DSP interface	clock output
58	VDD	_	+5V power supply	
59	DSPCDI,	0	DSP interface	control data output
	/IRQ	0	CPU interface	interrupt signal output
60	/CS	1+	CPU interface	chip select output
61	A0	1		address bus
62	/WR	1		write enable
63	/RD	1		read enable
64	/IC	1+	Initial clear	

Note) At initial clear, the MD7 to MD0, MA23 to MA0, /MCE, /MOE, and /MWR pins become high impedance.

^{+:} Pin with built-in pull-up resistor.

■ BLOCK DIAGRAM




■ FUNCTIONS

1. Clock oscillation XI, XO

Use the XI and XO pins to construct the clock oscillation circuit.

The oscillation frequency is 16.9344MHz.



2. Initial clear /IC

The internal registers and circuits are initialized by making the /IC pin "L" level.

After the power is turned on, initial clear is required.

3. CPU interface /CS, /WR, /RD/ A0, D7~D0

D0 to D7 are an 8-bit parallel data bus for interfacing with a CPU. The /CS, /WR, /RD, and A0 signals control the data bus.

These signals switch the data bus into the following modes:

/CS	/WR	/RD	A0	Function			
L	L	Н	L	Address write mode			
L	L	Н	Н	Data write mode			
L	Н	L	L	External memory read mode			
L	Н	L	Н	Status read mode			
Н	×	×	×	Inactive mode			

Note) x: don't care

(1) Address write mode

This mode specities register address, or external memory address. Output the specified address data on the data bus.

(2) Data write mode

This mode writes data to the address specified by the address write mode described above. Output the set data on the data bus. When accessing the same address, the address does not need to be specified again.

(3) External memory read mode

This mode reads data from the specified external memory address. The data is output on the data bus. The address is automatically incremented.

(4) Status read mode

This mode allows status information to be read. The status information is sent to the data bus.

(5) Inactive mode

When the /CS pin is 'H', D0 to D7 become high impedance.




4. External memory interface /MCE, /MOE, /MWR/ MA23~MA0, MD7~MD0

The external memory control signals are output from the /MCE, /MOE, and /MWR pins and the address data is output from the MA23 to MA0 pins. Data is input and output at the MD7 to MD0 pins. At initial clear, these pins become high impedance. In this case, the external memory is disconnected from the YMZ280B and memory can be accessed through other circuits.

5. Voice data output DO, EO, BCO, WCO, LRO

The YMZ280B carries out linear interpolation, total level, and panpot processing on the each channel voice data read from external memory at the specified pitch. The external memory voice data format can be selected from 4-bit ADPCM, 8-bit PCM, and 16-bit PCM. The stereo voice signal is output in 16-bit 2's complement MSB-first format.


The YSS225 (EP) can be connected to the YMZ280B. Two of the eight channels can be selected and output to the DSP.



Voice Data Output Format

6. DSP interface /DSPSCK, /DSPCS, DSPCDI

When DSP data is read to YMZ280B register \$82, the serial control signals to the YAMAHA DSP are output from the /DSPSCK, /DSPCS, and DSPCDI pins as shown below.



DSP Interface Format



■ FUNCTION REGISTER

1. Register map

ADDRESS	СН	D7	D6	D5	D4	D3	D2	D1	D0
\$00					Playbad	ck pitch			
		FN7	FN6	FN5	FN4	FN3	FN2	FN1	FN0
\$01		Key on	Quantiza	ation mode	Loop				
	CH0	KON	MO1	MO0	LOOP				FN8
\$02	CHU				Total	level			
		TL7	TL6	L TL5	TL4	TL3	TL2	L TL1	TL0
\$03							Pa	npot	
						PAN3	PAN2	PAN1	PAN0
\$04~07	CH1								
\$08~0B	CH2								
\$0C~0F	CH3								
\$10~13	CH4								
\$14~17	CH5								
\$18~1B	CH6								
\$1C~1F	CH7								
\$20					Start add	dress (H)			
		ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16
\$21					Loop start a	address (H)			
	CH0	LS23	LS22	LS21	LS20	LS19	LS18	LS17	LS16
\$22	0110				Loop end a	address (H)			
		LE23	LE22	LE21	LE20	LE19	LE18	LE17	LE16
\$23					End add	Iress (H)			
		EN23	EN22	EN21	EN20	EN19	EN18	EN17	EN16
\$24~27	CH1								
\$28~2B	CH2								
\$2C~2F	CH3								
\$30~33	CH4								
\$34~37	CH5								
\$38~3B	CH6								
\$3C~3F	CH7								



ADDRESS	СН	D7	D6	D5	D4	D3	D2	D1	D0
\$40					Start add	dress (M)			
		ST15	ST14	ST13	ST12	ST11	ST10	ST09	ST08
\$41					Loop start a	address (M)			
	CH0	LS15	LS14	LS13	LS12	LS11	LS10	LS09	LS08
\$42	CHU				Loop end a	address (M)			
		LE15	LE14	LE13	LE12	LE11	LE10	LE09	LE08
\$43					End add	dress (M)			
		EN15	EN14	EN13	EN12	EN11	EN10	EN09	EN08
\$44~47	CH1								
\$48~4B	CH2								
\$4C~4F	CH3								
\$50~53	CH4								
\$54~57	CH5								
\$58~5B	CH6								
\$5C~5F	CH7								
\$60					Start add	dress (L)			
	9	ST07	ST06	ST05	ST04	ST03	ST02	ST01	ST00
\$61					Loop start	address (L)			
	CH0	LS07	LS06	LS05	LS04	LS03	LS02	LS01	LS00
\$62	0110				Loop end a	address (L)			
		LE07	LE06	LE05	LE04	LE03	LE02	LE01	LE00
\$63					End add	dress (L)			
		EN07	EN06	EN05	EN04	EN03	EN02	L EN01	EN00
\$64~67	CH1								
\$68~6B	CH2								
\$6C~6F	СНЗ								
\$70~73	CH4								
\$74~77	CH5								
\$78~7B	CH6								
\$7C~7F	CH7								



2. Register functions

There is a function register for each channel.

Name	Function
FN8~FN0	Set the playback pitch. Resolution is 512 steps.
KON	Sets key on and key off.
	'1' = ON
	'0' = OFF
MO0, M01	Set the voice data quantization mode.
	MO1 MO0
	0 0 = Ignore mode setting and set to same state as KON='0'.
	0 1 = 4-bit ADPCM mode
	1 0 = 8-bit linear PCM mode
	1 1 = 16-bit linear PCM mode
LOOP	Enables loop playback.
	'0' = Disable
	'1' = Enable
TL7~TL0	Sets the total level. Resolution is 512 steps.
PAN3~PAN0	Set panpot. Resolution is 16 steps.
ST23~ST00	Set the start address.
LS23~LS00	Set the loop start address.
LE23~LE00	Set the loop end address.
EN23~EN00	Set the end address.

Note) All the register values become '0' by initial clear.

For start address, loop start address, loop end address, and end address, the absolute address of MA23 to MA0 is set by three bytes.

All the registers, except the loop start address during repetitive playback in the 4-bit ADPCM mode, can be rewritten at any time.



■ UTILITY REGISTER

1. Register map

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	
\$80	Lch enable	Lch - c	output chann	nel No.	Rch enable	Rch enable Rch - output chan			
	LENB	LCH2	LCH1	LCH0	RENB	RCH2	RCH1	RCH0	
\$81									
								DSPE	
\$82				DSP	data				
	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0	
\$84				RAM ad	dress (H)				
	MA23	MA22	MA21	MA20	MA19	MA18	MA17	MA16	
\$85				RAM ad	dress (M)				
	MA15	MA14	MA13	MA12	MA11	MA10	MA09	MA08	
\$86				RAM ad	dress (L)				
	MA07	MA06	MA05	MA04	MA03	MA02	MA01	MA00	
\$87				RAM	l data				
	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0	
\$E0				IRQ ena	ble/mask				
	ENC7	ENC6	ENC5	ENC4	ENC3	ENC2	ENC1	ENC0	
\$FF	KON enable	Memory enable		IRQ enable			LSI	TEST	
	KENB	MENB		IENB			TST2	TST1	



2. Register functions

Name	Function
LCH2~LCH0	Select the channel which is output to DSP voice data output Lch.
RCH2~RCH0	Select the channel which is output to DSP voice data output Rch.
LENB	Enables the DSP voice data output Lch output.
	'0' = Enable
	'1' = Disable
RENB	Enables the DSP voice data output Rch output.
	'0' = Enable
	'1' = Disable
DSPE	Enables sending of control data to the DSP.
	'0' = Enable
	'1' = Disable
DSP7~DSP0	Set the control data to the DSP.
MA23~MA00	Set the external memory write/read address.
MD7~MD0	Set the write data at external memory. When data is set, the write address is incremented by one
	and the write operation is executed.
ENC7~ENC0	Set IRQ enable/mask for each channel.
	'0' = Mask
	'1' = Enable
KENB	Enables key on.
	'0' = Forcibly key off all channels.
	'1' = Accept key on of all channels.
IENB	Set /IRQ enable.
	'0' = Pin 59 becomes [DSPCDI] output.
	'1' = Pin 59 becomes [/IRQ] output.
MENB	Enables external memory.
	'0' = Make MA23~MA0, MD7~MD0, /MCE, /MWR, and /MOE pins high impedance.
	'1' = Normal state.
TST1,2	Used in LSI testing. Normally set to '0'.

Note) All the register values become '0' by initial clear.

■ STATUS REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
FLG7	FLG6	FLG5	FLG4	FLG3	FLG2	FLG1	FLG0

When a playback of the channel for which "1" is assigned to ENC7-ENCO of \$FE reaches the end address (/IRQ pin="L" level), the status register (FLG7 is channel 7, and FLG0 is channel 0) for the relevant channel is set to "1". After the status register is read, the /IRQ pin turns to "High impedance" level and the status register set to "1" turns to "0".



■ ELECTRICAL CHARACTERISTICS

1. Absolute maximum ratings

Item	Symbol	Rating	Unit
Power supply voltage	VDD	-0.5~7.0	V
Input voltage	Vı	-0.5~VDD+0.5	V
Output voltage	Vo	-0.5~VDD+0.5	V
Operating temperature	Тор	0~70	°C
Storage temperature	Tstg	-50~125	°C

2. Recommended operating conditions

Item	Symbol	Min	Тур	Max	Unit
Power supply voltage	VDD	4.75	5.0	5.25	V
Operating temperature	Тор	0	25	70	°C

3. DC characteristics (Conditions: $Ta=0\sim70^{\circ}C$, $Vdd=5.0\pm0.25V$)

Item	Symbol	Condition	Min	Тур	Max	Unit
Input leakage current	ILI	V ₁ =0~5.0V, *1	-10		10	μΑ
Output leakage current	ILO	V=0~5.0V, *2	-25		25	μΑ
Input voltage H level (1)	VIHC	XI	3.5		VDD	V
Input voltage L level (1)	VILC		-0.3		0.8	V
Input voltage H level (2)	VIH		2.2		V _{DD}	V
Input voltage L level (2)	VIL		-0.3		0.8	V
Output voltage H level	Vон	Іон=-80μА	4.0			V
Output voltage L level	Vol	IoL=4.0mA, *3			0.4	V
Power supply current	IDD				20	mA
Pull-up resistor			30		300	kΩ

Notes) *1: Applied to all input pins, except the V_{DD} , V_{SS} , /TEST, XI, /CS, and /IC pins.

^{*2:} Applied to all output pins.

^{*3:} Applied to all output input/output and output pins.



4. AC characteristics (Conditions: $Ta=0~70^{\circ}C$, $VdD=5.0\pm0.25V$)

4-1 Clock

Item	Symbol	Figure	Min	Тур	Max	Unit
Master clock frequency	fmclk	Fig. 1	14.3	16.9344	19.2	MHz
Master clock cycle	tc	Fig. 1	52.1	59.1	69.9	ns
Input clock rise time	trc	Fig. 1			10.0	ns
Input clock fall time	trc	Fig. 1			10.0	ns
Input clock duty	D		40	50	60	%




Fig. 1 Input Clock Timing

4-2 Reset

Item	Symbol	Figure	Min	Тур	Max	Unit
Reset pulse width	trp	Fig. 2	769 tc			ns




Fig. 2 Reset Timing

4-3 CPU interface

Item	Symbol	Figure	Min	Тур	Max	Unit
Address set-up time	tas	Fig. 3	10			ns
Address hold time	tан	Fig. 3	10			ns
Chip select write width	tcsw	Fig. 3	100			ns
Write pulse width	tww	Fig. 3	100			ns
Write data set-up time	twos	Fig. 3	20			ns
Write data hold time	twoH	Fig. 3	10			ns
Write command set-up time	twcs	Fig. 3	10			ns
Write command hold time	twch	Fig. 3	10			ns
Chip select read width	tcsn	Fig. 4	100			ns
Read pulse width	trw	Fig. 4	100			ns
Read command set-up time	trcs	Fig. 4	10			ns
Read command hold time	trch	Fig. 4	10			ns
Read data access time	tacc	Fig. 4			100	ns
Read data hold time	trdH	Fig. 4	10			ns
Wait time after write	twaw	Fig. 5, *1	19tc			ns
		Fig. 6, *2	7tc			ns
		Fig. 6, *3	19tc			ns
		Fig. 6, *4	385tc			ns
		Fig. 6, *5	97tc			ns
		Fig. 6, *6	97tc			ns

Notes) Measurement conditions: Pins D0~D7 output capacitance=50 [pF] Input level ViL=0.4(V), ViH=2.6(V)

Output judgment level VoL=0.8(V), VoH=2.2(V)

- *1: Necessary wait time until voice data read after register address and data write.
- *2: Necessary wait time up to next write operation after register address written.
- *3: Necessary wait time up to next write operation after register data written.
- *4: Necessary wait time up to next write operation after data written to register address \$01H KON register.
- *5: Necessary wait time up to next write operation after register address \$82H DSP data register written.
- *6: Necessary wait time until data written to register address \$81H DSP enable register after register address \$82H DSP data register written.




Fig. 3 CPU Interface Timing ①

Note) twos is based on the falling-edge timing of /CS or /WR whichever is later.

tcsw, tww, and twoH are based on the rising-edge of /CS or /WR whichever is faster.




Fig. 4 CPU Interface Timing 2

Note) tacc is based on the falling-edge timing of /CS or /RD whichever is later.

tcsr, trw, trch, and troh are based on the rising-edge of /CS or /RD whichever is faster.




Fig. 5 CPU Interface Timing ③




Fig. 6 CPU Interface Timing (4)



4-4 External memory write

Item	Symbol	Figure	Min	Тур	Max	Unit
Memory write cycle time	twwc	Fig. 7		6tc		ns
/MCE pulse width	twwce	Fig. 7		5tc		ns
/MCE precharge time	tmwp	Fig. 7		tc		ns
/MOE set-up time	twosc	Fig. 7		tc		ns
/MOE hold time	twonc	Fig. 7		Otc		ns
Write command hold time	twwch	Fig. 7		3tc		ns
Write command read time	tmwcr	Fig. 7		4tc		ns
Memory write pulse width	tww	Fig. 7		2tc		ns
Memory address set-up time	tmas	Fig. 7		0.5tc		ns
Memory address hold time	twah	Fig. 7		4.5tc		ns
Memory data set-up time	twosw	Fig. 7		4tc		ns
	twosc	Fig. 7		6tc		ns
Memory data hold time	twdhw	Fig. 7		2tc		ns
	twdhc	Fig. 7		0		ns




Fig. 7 External Memory Write Timing

4-5 External memory read

Item	Symbol	Figure	Min	Тур	Max	Unit
Memory read cycle time	tmrc	Fig. 8		6tc		ns
/MCE pulse width	tmrce	Fig. 8		5tc		ns
/MCE precharge time	tmrp	Fig. 8		tc		ns
/MOE pulse width	tmoep	Fig. 8		5tc		ns
/MOE set-up time	tmoest	Fig. 8		0		ns
/MOE hold time	tmoehd	Fig. 8		tc		ns
Read command set-up time	tmrcs	Fig. 8		3tc		ns
Read command hold time	tmrch	Fig. 8		2tc		ns
Memory address set-up time	tmas	Fig. 8		0.5tc		ns
Memory address hold time	tман	Fig. 8		4.5tc		ns
Memory data set-up time	tmds	Fig. 8	tc			ns
Memory data hold time	tмрн	Fig. 8	0			ns




Fig. 8 External Memory Read Timing

4-6 Voice data output

Item	Symbol	Figure	Min	Тур	Max	Unit
BCO frequency	tBCO	Fig. 9		fмськ/6		MHz
LRO frequency	turo			fмськ/384		MHz
WCO frequency	twco			fмськ/192		MHz
BCO duty	Dвсо			50		%
LRO duty	DLRO			50		%
WCO duty	Dwco			62.5		%
DO, EO set-up time	toes	Fig. 9		2tc		ns
DO, EO hold time	tdeh	Fig. 9		4tc		ns
LRO set-up time	turs	Fig. 9		2tc		ns
LRO hold time	tlrh	Fig. 9		4tc		ns
WCO hold time	twcн	Fig. 9		4tc		ns
Rise time	tro	Fig. 9			30	ns
Fall time	tFD	Fig. 9			30	ns

Note) Measurement conditions: Pins BCO, WCO, LRO, DO, EO output load capacitance $C_{LDA}=50$ [pF] Input level $V_{IL}=0.4(V)$, $V_{IH}=2.6(V)$ Output judgment level $V_{OL}=0.8(V)$, $V_{OH}=2.2(V)$




Fig. 9 Voice Data Output Timing

4-7 DSP interface

Item	Symbol	Figure	Min	Тур	Max	Unit
DSPCDI set-up time	toss	Fig. 10	12tc			ns
DSPCDI hold time	tosh	Fig. 10	12tc			ns
DSPCDI output time	topo	Fig. 10	192tc			ns
/DSPSCK fall delay time	toco	Fig. 10	6tc			ns
/DSPCS rise delay time	tocu	Fig. 10	6tc			ns

Note) Measurement conditions: Pins DSPCDI, /DSPSCK, /DSPCS output load capacitance $C_L=50$ [pF] Input level $V_{IL}=0.4(V)$, $V_{IH}=2.6(V)$ Output judgment level $V_{OL}=0.8(V)$, $V_{OH}=2.2(V)$






Fig. 10 DSP Interface Timing

■ EXTERNAL DIMENSION





カッコ内の寸法値は参考値とする モールド外形寸法はバリを含まない 単位(UNIT):mm

The figure in the parenthesis () should be used as a reference. Plastic body dimensions do not include burr of resin. UNIT: mm

Note: The LSIs for surface mount need especial consideration on storage and soldering conditions. For detailed information, please contact your nearest agent of yamaha.

4-7 DSP interface

Item	Symbol	Figure	Min	Тур	Max	Unit
DSPCDI set-up time	toss	Fig. 10	12tc			ns
DSPCDI hold time	tosh	Fig. 10	12tc			ns
DSPCDI output time	todo	Fig. 10	192tc			ns
/DSPSCK fall delay time	toco	Fig. 10	6tc			ns
/DSPCS rise delay time	tocu	Fig. 10	6tc			ns

Note) Measurement conditions: Pins DSPCDI, /DSPSCK, /DSPCS output load capacitance $C_L=50$ [pF] Input level $V_{IL}=0.4(V)$, $V_{IH}=2.6(V)$ Output judgment level $V_{OL}=0.8(V)$, $V_{OH}=2.2(V)$




Fig. 10 DSP Interface Timing

YMZ280B



■ MEMO

IMPORTANT NOTICE

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHT, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

The specifications of this product are subject to improvement changes without prior notice.

	YAIVIAF	HA CORPORATION—
AGENCY	Address inquiries to Semi-conductor Sal	
	■ Head Office	203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section Tel. 0539-62-4918 Fax. 0539-62-5054
	■ Tokyo Office	2-17-11, Takanawa, Minato-ku, Tokyo, 108 Tel. 03-5488-5431 Fax. 03-5488-5088
	■ Osaka Office	3-12-9, Minami Senba, Chuo-ku, Osaka City, Osaka, 542 Shinsaibashi Plaza Bldg. 4F Tel. 06-252-7980 Fax. 06-252-5615
	■ U.S.A. Office	YAMAHA Systems Technology 100 Century Center Court, San Jose, CA 95112 Tel. 408-467-2300 Fax. 408-437-8791

VARALIA CODDODATIONI